

Objectives

- To explore the Enhanced Capture Timer unit (ECT) of the MC9S12DP256B/C
- To program a real-time clock signal with a fixed period and display it using the on-board LEDs (flashing light)
- To produce a timing engine for a digital control application with a fixed sample rate of 1 kHz

Introduction

Timers, counters as well as capture-and-compare mechanisms are fundamental to many microcontroller based mechatronics applications. For example, the drive system of a mobile robot often consists of a pair of DC-motors driven by Pulse Width Modulated (PWM) signals. Many microcontrollers therefore support the generation of these kinds of signals by incorporating specialist PWM units. The MC9S12DP256B/C includes an 8-channel PWM unit (Figure LM4-1).




Figure LM4-1 The PWM unit of the MC9S12DP256B/C

The operating principle of such a PWM unit is rather simple: A counter register is incremented with every falling edge (or rising edge or both) of the system bus clock signal. Upon reaching a first threshold an associated output pin is set high (or low)

is reloaded. The modulus down counter is therefore well-suited to the generation of fixed-period time base signals.




Figure LM4-3 Block diagram of the ECT unit of the MC9S12DP256B/C

One constraint of any timer application is the maximum period which can be achieved. This depends on two factors, namely the size of the counter register (here: 16 bit) as well as the maximum pre-scale divider. The latter is used to slow down the commonly very high bus clock frequency (here: 24 MHz). The slower the effective timer clock frequency, the longer periods we can realise. Figure LM4-4 shows the prescaler section of the ECT unit. It seems that the main timer can be run at a minimum timer clock frequency of $f_{bus}/128 = (24 \cdot 10^6)/128 \text{ Hz} = 187.5 \text{ kHz}$. The frequency of the modulus down counter, on the other side, can only be slowed down to $f_{bus}/16 = (24 \cdot 10^6)/16 \text{ Hz} = 1.5 \text{ MHz}$. This means that the main timer can be used for periods of up to $0xFFFF \times 1/(187.5 \cdot 10^3) = 65535 \times 1/(187.5 \cdot 10^3) \approx 0.35 \text{ seconds}$, whereas the modulus down counter only reaches $65535 \times 1/(1.5 \cdot 10^6) \approx 43.7 \text{ ms}$.




Figure LM4-4 Prescaler section of the ECT

Table LM4-1 lists all achievable periods for both the main timer as well as the 16-bit modulus down counter.

Prescaler	Main timer		Modulus down timer	
	Resolution	Maximum period	Resolution	Maximum period
1	42 ns	2.73 ms	42 ns	2.73 ms
2	84 ns	5.46 ms	84 ns	5.46 ms
4	167 ns	10.9 ms	167 ns	10.9 ms
8	333 ns	21.8 ms	333 ns	21.8 ms
16	667 ns	43.7 ms	667 ns	43.7 ms
32	1.33 μ s	87.4 ms	-	-
64	2.67 μ s	174.8 ms	-	-
128	5.33 μ s	349.5 ms	-	-

Table LM4-1 Programmable periods of the ECT

As we would like to test our timer by flashing the on-board LED (PB0) we should try to make it run as slowly as possible. The maximum achievable period is 349.5 ms (circa 1/3 of a second). This should be sufficiently slow to be able to discern a distinct on-phase followed by an equally long off-phase. We therefore choose to program the *main timer* to a period of 349.5 ms (counter value 0xFFFF). For a general function description of the ECT unit see chapter 4 of the corresponding user guide.

Note: Even slower signals can be produced when reducing the bus clock frequency (default: 24 MHz). This can be done by reprogramming the phase locked loop (PLL) circuit within the *Clock and Reset Generator (CRG)* unit of the microcontroller. However, a slower running system will also need more time to evaluate an expression such as a transfer function or a filter equation.

Implementation

To implement a fixed period time base on the MC9S12DP256B/C we can make use of the automatic reload mechanism of timer *channel 7 in output compare mode*. To configure the ECT for this mode of operation we will have to set-up the following registers:

- (1) *TIOS – Timer Input Capture / Output Compare Setup register*. This register determines whether a timer channel is used in input capture or output compare mode. Set-up channel 7 for output compare mode.
- (2) As we don't want to affect the output pins associated with timer channel 7 we will have to ensure that the output logic is switched off. Have a look at the *Timer Control registers (TCTL1, TCTL2)* as well as at the *Output Compare 7 Mask register (OC7M)* to find out how this can be done. Note that, depending on the reset value of a register, you may or may not have to modify anything.
- (3) The prescaler value will have to be programmed (*Timer System Control Register 2, TSCR2*). This register also allows you to enable the automatic resetting of the main timer register when a match occurs between the current value of the main timer register and the value programmed the timer register of in channel 7. Look for a bit called *TCRE*.

- (4) The *Timer Input Capture / Output Compare register of channel 7 (TC7)* will have to be initialised to its maximum value of 0xFFFF.
- (5) The *Timer Interrupt Enable Register (TIE)* will certainly have to be initialised so that our interrupt service routine can be called.
- (6) Finally, the timer needs to be switched on by setting the *Timer Enable Bit (TEN)* in the *Timer System Control Register 1 (TSCR1)*.

Create an empty project based on stationery *Dragon12_flat*. Create the new source file *timer.c* and add it to project group *Sources*. Create a corresponding header file *timer.h* and add this to the same group. To save you some time, I've uploaded a skeleton project onto myUni:

Mechatronics IIIM → *Course Documents* → *Tutorials* → *9S12* → *timer_interrupt*

Write a function *TOC7_Init* which sets up the ECT timer channel 7 for output compare mode.

Write an interrupt service routine for channel 7 timer interrupt *C7I*. This ISR should toggle bit 0 of port B (connected to the on-board LED of the Dragon12). Don't forget to acknowledge the interrupt by clearing the appropriate flag in the *Main Timer Interrupt Flag register (TFLG1)*.

Install your interrupt service routine in the interrupt vector table (*isr_vectors.c*).

Your *main* program should set-up port B as output (configure *DDRB*), call upon the initialisation routine *TOC7_Init* allow all interrupts to happen (*asm cli*) and finally enter an infinite loop in which it does nothing in particular (*for(;;);* or *while(1);*).

Download and debug your program using the Hi-Wave debugger.

Extension

Modify your program to produce a square wave with a period of 1 kHz and a 50% duty cycle (0.5 ms on, 0.5 ms off). The signal should be made available on pin 0 of port A. You will have to choose a suitable prescaler value (see Table LM4-1) as well as the corresponding threshold value to be written into the *Timer Input Capture / Output Compare register of channel 7 (TC7)*.

Verify your 1 kHz timing engine using an oscilloscope.

Can you see how the techniques introduced in this laboratory session can be used to implement a digital control system?